aRGB to NTSC/PAL EncoderAD722© Analog Devices, Inc., 1995One Technology Way, P.O. Box 9106, Norwood. MA 02062-9106, U.S.A.Tel: 617/329-4700 Fax: 617/
REV. 0–10–AD722Figure 15 shows a circuit for connection to the VGA port of aPC. The RGB outputs connect directly to the respective inputsof the AD722.
AD722REV. 0–11–The IF strips used in TVs delay the chrominance by 170 nsmore than the luminance. To compensate for this, transmittedvideo has the chro
REV. 0–12–AD722Synchronous vs. Asynchronous OperationThe source of RGB video and synchronization used as an inputto the AD722 in some systems is deriv
AD722–SPECIFICATIONSREV. 0–2–(Unless otherwise noted, VS = +5, TA = +25°C, using FSC synchronous clock. All loads are150 Ω ± 5% at the IC pins. Output
AD722REV. 0–3–ORDERING GUIDETemperature Package PackageModel Range Description OptionAD722JR-16 0°C to +70°C 16-Pin SOIC R-16AD722JR-16-Reel 0°C to +7
REV. 0–4–AD722PIN DESCRIPTIONSPin Mnemonic Description Equivalent Circuit1 STND A Logical HIGH input selects NTSC encoding. Circuit AA Logical LOW inp
REV. 0–5–IREµs0.100.5–0.506010 20 30 40 500.0APL = 50.8%525 LINE NTSC NO FILTERINGSLOW CLAMP TO 0.00V @ 6.63µsPRECISION MODE OFF SY
REV. 0–6–AD722–Typical Characteristics1ST 2ND 3RD 4TH 5TH 6TH0.00 –0.16 –0.49 –0.53 –0.52 –0.380.00 –0.44 –1.14 –1.01 –0.53 –0.01DG DP (NTSC) (SYNC =
AD722REV. 0–7–9.72µs5.49µs4.59µs39.7 IRE33.8 IRE9.0 CYCLESH TIMING MEASUREMENT RS–170A (NTSC)FIELD = 1 LINE = 22AVERAGE 256 ≥ 256124ns100nsFigure
REV. 0–8–AD722The other analog path is the chrominance path which is wherethe U and V color difference signals are processed. The U and Vsignals first
AD722REV. 0–9–resistor is required close to each AD722 output, while 75 Ω toground should terminate the far end of each line.The outputs have a dc bia
Comments to this Manuals